#ai#chips

Samsung teases new HBM5 with twice the performance of HBM4E —ambitious data transfer rates could hint at 4,096-bit interface

Samsung expects HBM5 to deliver 4 TB/s of bandwidth per stack by late 2020s, which will enable AI accelerators with aggregated memory bandwidth of around 100 TB/s.

Source: Tom's Hardwarerss
Read the original at Tom's Hardware

About this page

Source-linked context

This is a Digite360 summary page, not a republication. We retain the source headline, a short excerpt and attribution so you can decide whether to read the complete report.

Original headline
Samsung teases new HBM5 with twice the performance of HBM4E —ambitious data transfer rates could hint at 4,096-bit interface
Product category
computing
Curation state
ingested